2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-29 13:13:34 +08:00

rtio/sed: remove VCD fine in unittest

This commit is contained in:
Sebastien Bourdeauducq 2017-09-11 23:07:09 +08:00
parent a2b7894134
commit faf54127ac

View File

@ -82,7 +82,7 @@ def simulate(input_events):
yield
run_simulation(dut, {"sys": [gen(), monitor()]},
{"sys": 5, "rio": 5, "rio_phy": 5}, vcd_name="foo.vcd")
{"sys": 5, "rio": 5, "rio_phy": 5})
return output