mirror of https://github.com/m-labs/artiq.git
transforms.llvm_ir_generator: handle loop instruction (fixes #202).
This commit is contained in:
parent
007a7170e1
commit
f957be4e6f
|
@ -1089,6 +1089,8 @@ class LLVMIRGenerator:
|
|||
return self.llbuilder.cbranch(self.map(insn.condition()),
|
||||
self.map(insn.if_true()), self.map(insn.if_false()))
|
||||
|
||||
process_Loop = process_BranchIf
|
||||
|
||||
def process_IndirectBranch(self, insn):
|
||||
llinsn = self.llbuilder.branch_indirect(self.map(insn.target()))
|
||||
for dest in insn.destinations():
|
||||
|
|
Loading…
Reference in New Issue