M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-26 11:48:27 +08:00
Code Issues Projects Releases Wiki Activity

sayma_amc: prepare for jesd subclass 1

Browse Source
This commit is contained in:
Florent Kermarrec 2018-01-17 11:49:36 +01:00
parent 5c6276c78f
commit f54b27b79c
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/sayma_amc_standalone.py
View File

@ -6,6 +6,7 @@ from collections import namedtuple
from migen import *
from migen.genlib.resetsync import AsyncResetSynchronizer
from migen.genlib.io import DifferentialInput
from misoc.cores.slave_fpga import SlaveFPGA
from misoc.integration.soc_sdram import soc_sdram_args, soc_sdram_argdict
@ -40,6 +41,7 @@ class AD9154CRG(Module, AutoCSR):
fabric_freq = int(125e6)
def __init__(self, platform):
self.jreset = CSRStorage(reset=1)
self.jref = Signal()
self.refclk = Signal()
refclk2 = Signal()
@ -56,6 +58,9 @@ class AD9154CRG(Module, AutoCSR):
self.cd_jesd.clk.attr.add("keep")
platform.add_period_constraint(self.cd_jesd.clk, 1e9/self.refclk_freq)
jref = platform.request("dac_sysref")
self.specials += DifferentialInput(jref.p, jref.n, self.jref)
class AD9154JESD(Module, AutoCSR):
def __init__(self, platform, sys_crg, jesd_crg, dac):
@ -86,6 +91,7 @@ class AD9154JESD(Module, AutoCSR):
phys, settings, converter_data_width=64))
self.submodules.control = control = to_jesd(JESD204BCoreTXControl(core))
core.register_jsync(platform.request("dac_sync", dac))
#core.register_jref(jesd_crg.jref) # FIXME: uncomment on next jesd204b update
class AD9154(Module, AutoCSR):