M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

test: check that DMA can underflow

This commit is contained in:
Sebastien Bourdeauducq 2017-10-31 00:10:13 +08:00
parent 0695afec37
commit f3f83174b1
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/test/coredevice/test_rtio.py
View File

@ -634,6 +634,12 @@ class DMATest(ExperimentCase):
print("dt={}, dt/count={}".format(dt, dt/count)) print("dt={}, dt/count={}".format(dt, dt/count))
self.assertLess(dt/count, 4.5*us) self.assertLess(dt/count, 4.5*us)
def test_dma_underflow(self):
exp = self.create(_DMA)
exp.record()
with self.assertRaises(RTIOUnderflow):
exp.playback_many(20000)
def test_handle_invalidation(self): def test_handle_invalidation(self):
exp = self.create(_DMA) exp = self.create(_DMA)
for mode in [0, 1]: for mode in [0, 1]: