mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 11:18:27 +08:00
test: check that DMA can underflow
This commit is contained in:
parent
0695afec37
commit
f3f83174b1
@ -634,6 +634,12 @@ class DMATest(ExperimentCase):
|
||||
print("dt={}, dt/count={}".format(dt, dt/count))
|
||||
self.assertLess(dt/count, 4.5*us)
|
||||
|
||||
def test_dma_underflow(self):
|
||||
exp = self.create(_DMA)
|
||||
exp.record()
|
||||
with self.assertRaises(RTIOUnderflow):
|
||||
exp.playback_many(20000)
|
||||
|
||||
def test_handle_invalidation(self):
|
||||
exp = self.create(_DMA)
|
||||
for mode in [0, 1]:
|
||||
|
Loading…
Reference in New Issue
Block a user