mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 03:08:27 +08:00
Merge branch 'shrink-dds-wb'
* shrink-dds-wb: ad9858: make wb data 8 bit wide
This commit is contained in:
commit
ef96de7d26
@ -38,7 +38,7 @@ class AD9858(Module):
|
||||
read_wait_cycles=10, hiz_wait_cycles=3,
|
||||
bus=None):
|
||||
if bus is None:
|
||||
bus = wishbone.Interface()
|
||||
bus = wishbone.Interface(data_width=8)
|
||||
self.bus = bus
|
||||
|
||||
# # #
|
||||
|
Loading…
Reference in New Issue
Block a user