M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-12 05:06:36 +08:00
Code Issues Projects Releases Wiki Activity

doc/dds: fix init timing margin

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2016-03-29 12:01:22 +08:00
parent 74b71e5f64
commit e6da8f778e
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/coredevice/dds.py
View File

@ -135,7 +135,7 @@ class _DDSGeneric:
This function cannot be used in a batch; the correct way of
initializing multiple DDS channels is to call this function
sequentially with a delay between the calls. 500us provides a good
sequentially with a delay between the calls. 2ms provides a good
timing margin."""
dds_init(now_mu(), self.bus_channel, self.channel)