M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

test: skip CacheTest.test_borrow on Zynq

This commit is contained in:
Sebastien Bourdeauducq 2020-08-06 10:54:30 +08:00
parent 9c9dc3d0ef
commit e3c5775584
1 changed files with 3 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/test/coredevice/test_cache.py
View File

@ -1,5 +1,6 @@
from artiq.experiment import * from artiq.experiment import *
from artiq.coredevice.exceptions import CacheError from artiq.coredevice.exceptions import CacheError
from artiq.compiler.targets import CortexA9Target
from artiq.test.hardware_testbench import ExperimentCase from artiq.test.hardware_testbench import ExperimentCase
@ -40,6 +41,8 @@ class CacheTest(ExperimentCase):
def test_borrow(self): def test_borrow(self):
exp = self.create(_Cache) exp = self.create(_Cache)
if exp.core.target_cls == CortexA9Target:
self.skipTest("Zynq port memory management does not need CacheError")
exp.put("x4", [1, 2, 3]) exp.put("x4", [1, 2, 3])
with self.assertRaises(CacheError): with self.assertRaises(CacheError):
exp.get_put("x4", []) exp.get_put("x4", [])