mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 19:28:26 +08:00
sawg: add register after hbf for timing
This commit is contained in:
parent
315338fca9
commit
e229edd5d5
@ -172,7 +172,7 @@ class Channel(Module, SatAddMixin):
|
|||||||
Cat(a1.clr, a2.clr, b.clr).eq(cfg.clr),
|
Cat(a1.clr, a2.clr, b.clr).eq(cfg.clr),
|
||||||
]
|
]
|
||||||
for i in range(parallelism):
|
for i in range(parallelism):
|
||||||
self.comb += [
|
self.sync += [
|
||||||
b.xi[i].eq(self.sat_add(hbf[0].o[i],
|
b.xi[i].eq(self.sat_add(hbf[0].o[i],
|
||||||
limits=cfg.limits[0],
|
limits=cfg.limits[0],
|
||||||
clipped=cfg.clipped[0])),
|
clipped=cfg.clipped[0])),
|
||||||
|
Loading…
Reference in New Issue
Block a user