M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2025-01-08 18:13:34 +08:00
Code Issues Projects Releases Wiki Activity

merge fixes

Browse Source
This commit is contained in:
Sébastien Bourdeauducq 2024-08-30 14:42:37 +08:00
parent 52196bb36e
commit e0aa061575
2 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/coredevice/core.py
View File

@ -25,8 +25,8 @@ def rtio_get_destination_status(destination: int32) -> bool:
def rtio_get_counter() -> int64: def rtio_get_counter() -> int64:
raise NotImplementedError("syscall not simulated") raise NotImplementedError("syscall not simulated")
@syscall @extern
def test_exception_id_sync(id: TInt32) -> TNone: def test_exception_id_sync(id: int32):
raise NotImplementedError("syscall not simulated") raise NotImplementedError("syscall not simulated")
artiq_builtins = { artiq_builtins = {

1
artiq/test/coredevice/test_portability.py
View File

@ -1,3 +1,4 @@
import unittest
from operator import itemgetter from operator import itemgetter
from numpy import int32, int64 from numpy import int32, int64