mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 03:08:27 +08:00
compiler: add analysis passes from TargetMachine.
This doesn't have any effect right now, but is the right thing to do.
This commit is contained in:
parent
10108e6d64
commit
d9dd7df3b2
@ -88,8 +88,10 @@ class Target:
|
||||
reloc="pic", codemodel="default")
|
||||
|
||||
def optimize(self, llmodule):
|
||||
llmachine = self.target_machine()
|
||||
llpassmgr = llvm.create_module_pass_manager()
|
||||
self.target_machine().target_data.add_pass(llpassmgr)
|
||||
llmachine.target_data.add_pass(llpassmgr)
|
||||
llmachine.add_analysis_passes(llpassmgr)
|
||||
|
||||
# Register our alias analysis passes.
|
||||
llpassmgr.add_basic_alias_analysis_pass()
|
||||
|
Loading…
Reference in New Issue
Block a user