M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

rtio: fix/cleanup parameters

This commit is contained in:
Sebastien Bourdeauducq 2017-09-21 15:59:48 +08:00
parent 07d3f87c51
commit d74a7d272e
2 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/rtio/core.py
View File

@ -89,6 +89,7 @@ class Core(Module, AutoCSR):
outputs = SED(channels, glbl_fine_ts_width, "async", outputs = SED(channels, glbl_fine_ts_width, "async",
quash_channels=quash_channels, quash_channels=quash_channels,
lane_count=lane_count, fifo_depth=fifo_depth,
interface=self.cri) interface=self.cri)
self.submodules += outputs self.submodules += outputs
self.comb += outputs.coarse_timestamp.eq(coarse_ts) self.comb += outputs.coarse_timestamp.eq(coarse_ts)

2
artiq/gateware/rtio/sed/core.py
View File

@ -13,7 +13,7 @@ __all__ = ["SED"]
class SED(Module): class SED(Module):
def __init__(self, channels, glbl_fine_ts_width, mode, def __init__(self, channels, glbl_fine_ts_width, mode,
lane_count=8, fifo_depth=128, enable_spread=True, lane_count=8, fifo_depth=128, enable_spread=True,
quash_channels=[], interface=None, report_buffer_space=False): quash_channels=[], report_buffer_space=False, interface=None):
if mode == "sync": if mode == "sync":
lane_dist_cdr = lambda x: x lane_dist_cdr = lambda x: x
fifos_cdr = lambda x: x fifos_cdr = lambda x: x