M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

kc705: add false paths for ethernet phy 

* vivado prefers rsys_clk over sys_clk (despite the assignment hierarchy)
  (We need DONT_TOUCH and/or KEEP verilog annotations to fix this)
This commit is contained in:
Robert Jördens 2016-03-02 19:56:24 +01:00
parent 9969cd85de
commit d3f36ce784
1 changed files with 17 additions and 14 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

31
artiq/gateware/targets/kc705.py
View File

@ -9,6 +9,7 @@ from migen.genlib.cdc import MultiReg
from migen.build.generic_platform import * from migen.build.generic_platform import *
from migen.build.xilinx.vivado import XilinxVivadoToolchain from migen.build.xilinx.vivado import XilinxVivadoToolchain
from migen.build.xilinx.ise import XilinxISEToolchain from migen.build.xilinx.ise import XilinxISEToolchain
from migen.fhdl.specials import Keep
from misoc.interconnect.csr import * from misoc.interconnect.csr import *
from misoc.interconnect import wishbone from misoc.interconnect import wishbone
@ -135,20 +136,22 @@ class _NIST_Ions(MiniSoC, AMPSoC):
self.config["RTIO_FINE_TS_WIDTH"] = self.rtio.fine_ts_width self.config["RTIO_FINE_TS_WIDTH"] = self.rtio.fine_ts_width
self.submodules.rtio_moninj = rtio.MonInj(rtio_channels) self.submodules.rtio_moninj = rtio.MonInj(rtio_channels)
if isinstance(self.platform.toolchain, XilinxVivadoToolchain): self.specials += [
self.platform.add_platform_command(""" Keep(self.rtio.cd_rsys.clk),
create_clock -name rsys_clk -period 8.0 [get_nets {rsys_clk}] Keep(self.rtio_crg.cd_rtio.clk),
create_clock -name rio_clk -period 8.0 [get_nets {rio_clk}] Keep(self.ethphy.crg.cd_eth_rx.clk),
set_false_path -from [get_clocks rsys_clk] -to [get_clocks rio_clk] Keep(self.ethphy.crg.cd_eth_tx.clk),
set_false_path -from [get_clocks rio_clk] -to [get_clocks rsys_clk] ]
""", rsys_clk=self.rtio.cd_rsys.clk, rio_clk=self.rtio.cd_rio.clk)
if isinstance(self.platform.toolchain, XilinxISEToolchain): self.platform.add_period_constraint(self.rtio.cd_rsys.clk, 8.)
self.platform.add_platform_command(""" self.platform.add_period_constraint(self.rtio_crg.cd_rtio.clk, 8.)
NET "sys_clk" TNM_NET = "GRPrsys_clk"; self.platform.add_period_constraint(self.ethphy.crg.cd_eth_rx.clk, 8.)
NET "{rio_clk}" TNM_NET = "GRPrio_clk"; self.platform.add_period_constraint(self.ethphy.crg.cd_eth_tx.clk, 8.)
TIMESPEC "TSfix_cdc1" = FROM "GRPrsys_clk" TO "GRPrio_clk" TIG; self.platform.add_false_path_constraints(
TIMESPEC "TSfix_cdc2" = FROM "GRPrio_clk" TO "GRPrsys_clk" TIG; self.rtio.cd_rsys.clk,
""", rio_clk=self.rtio_crg.cd_rtio.clk) self.rtio_crg.cd_rtio.clk,
self.ethphy.crg.cd_eth_rx.clk,
self.ethphy.crg.cd_eth_tx.clk)
rtio_csrs = self.rtio.get_csrs() rtio_csrs = self.rtio.get_csrs()
self.submodules.rtiowb = wishbone.CSRBank(rtio_csrs) self.submodules.rtiowb = wishbone.CSRBank(rtio_csrs)