M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

test/coredevice/portability: keep trace list entirely on host.

Browse Source
This commit is contained in:
whitequark 2015-12-31 22:08:15 +08:00
parent a2618f0b5b
commit cb90bf6ef3
1 changed files with 14 additions and 11 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
artiq/test/coredevice/portability.py
View File

@ -118,43 +118,46 @@ class _Exceptions(EnvExperiment):
self.setattr_device("core")
self.setattr_argument("trace")
def _trace(self, i):
self.trace.append(i)
@kernel
def run(self):
for i in range(10):
self.trace.append(i)
self._trace(i)
if i == 4:
try:
self.trace.append(10)
self._trace(10)
try:
self.trace.append(11)
self._trace(11)
break
except:
pass
else:
self.trace.append(12)
self._trace(12)
try:
self.trace.append(13)
self._trace(13)
except:
pass
except _MyException:
self.trace.append(14)
self._trace(14)
for i in range(4):
try:
self.trace.append(100)
self._trace(100)
if i == 1:
raise _MyException()
elif i == 2:
raise IndexError()
except IndexError:
self.trace.append(101)
self._trace(101)
raise
except:
self.trace.append(102)
self._trace(102)
else:
self.trace.append(103)
self._trace(103)
finally:
self.trace.append(104)
self._trace(104)
class _RPCExceptions(EnvExperiment):