mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 11:18:27 +08:00
rtio/phy/ttl_simple: reset sensitivity with RTIO logic
This commit is contained in:
parent
d8fdac6f86
commit
cb65b1e322
@ -26,12 +26,11 @@ class Inout(Module):
|
||||
sensitivity = Signal(2)
|
||||
|
||||
self.sync.rio_phy += If(self.rtlink.o.stb,
|
||||
Case(self.rtlink.o.address, {
|
||||
0: ts.o.eq(self.rtlink.o.data[0]),
|
||||
1: ts.oe.eq(self.rtlink.o.data[0]),
|
||||
2: sensitivity.eq(self.rtlink.o.data)
|
||||
}).makedefault()
|
||||
)
|
||||
If(self.rtlink.o.address == 0, ts.o.eq(self.rtlink.o.data[0])),
|
||||
If(self.rtlink.o.address == 1, ts.oe.eq(self.rtlink.o.data[0])),
|
||||
)
|
||||
self.sync.rio += If(self.rtlink.o.stb & (self.rtlink.o.address == 2),
|
||||
sensitivity.eq(self.rtlink.o.data))
|
||||
|
||||
i = Signal()
|
||||
i_d = Signal()
|
||||
|
Loading…
Reference in New Issue
Block a user