M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq
2
0
Fork 1
Code Issues Projects Releases Wiki Activity

moninj: fix underflows for urukul freq set

pull/1932/head
mwojcik 2022-07-07 11:24:20 +08:00 committed by Sébastien Bourdeauducq
parent 8be945d5c7
commit c9fb7b410f
1 changed files with 5 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/dashboard/moninj.py
View File

@ -560,6 +560,7 @@ class _DeviceManager:
if len(cfg) > 0:
self.{cpld}.cfg_reg = cfg[0]
else:
delay(10*ms)
self.{cpld}.init()
self.core_cache.put("_{cpld}_cfg", [self.{cpld}.cfg_reg])
cfg = self.core_cache.get("_{cpld}_cfg")
@ -582,8 +583,8 @@ class _DeviceManager:
@kernel
def run(self):
self.core.break_realtime()
delay(2*ms)
self.core.reset()
delay(5*ms)
{cpld_init}
self.{dds_channel}.init()
self.{dds_channel}.set({freq})
@ -612,11 +613,12 @@ class _DeviceManager:
@kernel
def run(self):
self.core.break_realtime()
delay(2*ms)
delay(5*ms)
cfg = self.core_cache.get("_{cpld}_cfg")
if len(cfg) > 0:
self.{cpld}.cfg_reg = cfg[0]
else:
delay(10*ms)
self.{cpld}.init()
self.core_cache.put("_{cpld}_cfg", [self.{cpld}.cfg_reg])
cfg = self.core_cache.get("_{cpld}_cfg")