2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00

coredevice/TTLOut: add dummy output function

This commit is contained in:
Sebastien Bourdeauducq 2016-03-01 19:03:10 +08:00
parent 18efca0f0a
commit c7d48a1765
2 changed files with 5 additions and 0 deletions

View File

@ -37,6 +37,10 @@ class TTLOut:
# in RTIO cycles
self.o_previous_timestamp = int(0, width=64)
@kernel
def output(self):
pass
@kernel
def set_o(self, o):
ttl_set_o(now_mu(), self.channel, o)

View File

@ -8,6 +8,7 @@ from math import sqrt
from artiq.experiment import *
from artiq.test.hardware_testbench import ExperimentCase
artiq_low_latency = os.getenv("ARTIQ_LOW_LATENCY")