M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

coredevice/core: add syscall type annotation

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2016-06-29 10:38:19 +08:00
parent c8dc6ca07c
commit c6e54e3016
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/coredevice/core.py
View File

@ -38,7 +38,7 @@ class CompileError(Exception):
@syscall
def rtio_init():
def rtio_init() -> TNone:
raise NotImplementedError("syscall not simulated")
@syscall(flags={"nounwind", "nowrite"})