M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

ttl: minor docstring cleanup

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2015-08-17 23:50:24 +08:00
parent cd199f16ec
commit c625f2e7c9
1 changed files with 0 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/coredevice/ttl.py
View File

@ -6,7 +6,6 @@ class TTLOut:
This should be used with output-only channels.
:param core: core device
:param channel: channel number
"""
def __init__(self, dmgr, channel):
@ -70,7 +69,6 @@ class TTLInOut:
This should be used with bidirectional channels.
:param core: core device
:param channel: channel number
"""
def __init__(self, dmgr, channel):
@ -216,7 +214,6 @@ class TTLClockGen:
This should be used with TTL channels that have a clock generator
built into the gateware (not compatible with regular TTL channels).
:param core: core device
:param channel: channel number
"""
def __init__(self, dmgr, channel):