M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

grabber: add clock constraint

This commit is contained in:
Sebastien Bourdeauducq 2018-07-10 12:37:32 +08:00
parent d51294649e
commit c4e3c66265
1 changed files with 3 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
artiq/gateware/eem.py
View File

@ -409,8 +409,9 @@ class Grabber(_EEM):
def add_std(cls, target, eem, eem_aux=None, ttl_out_cls=None): def add_std(cls, target, eem, eem_aux=None, ttl_out_cls=None):
cls.add_extension(target, eem, eem_aux) cls.add_extension(target, eem, eem_aux)
phy = grabber.Grabber(target.platform.request( pads = target.platform.request("grabber{}_video".format(eem))
"grabber{}_video".format(eem))) target.platform.add_period_constraint(pads.clk_p, 14.71)
phy = grabber.Grabber(pads)
name = "grabber{}".format(len(target.grabber_csr_group)) name = "grabber{}".format(len(target.grabber_csr_group))
setattr(target.submodules, name, phy) setattr(target.submodules, name, phy)
target.grabber_csr_group.append(name) target.grabber_csr_group.append(name)