2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00

sayma_rtm: fix 8fe463d4a

This commit is contained in:
Sebastien Bourdeauducq 2018-01-23 00:01:45 +08:00
parent 53facfef13
commit c1ac3b66b1

View File

@ -94,7 +94,7 @@ class SaymaRTM(Module):
csr_devices.append("clock_mux")
# UART loopback
serial = platform.request(serial)
serial = platform.request("serial")
self.comb += serial.tx.eq(serial.rx)
# Allaki: enable RF output, GPIO access to attenuator