mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 11:18:27 +08:00
novogorny: fix gain register length
This commit is contained in:
parent
1452cd7447
commit
bc5e949bb4
@ -100,7 +100,7 @@ class Novogorny:
|
||||
self.gains &= ~(0b11 << (channel*2))
|
||||
self.gains |= gain << (channel*2)
|
||||
self.bus.set_config_mu(SPI_CONFIG | spi.SPI_END,
|
||||
2, self.div, SPI_CS_SR)
|
||||
16, self.div, SPI_CS_SR)
|
||||
self.bus.write(self.gains << 16)
|
||||
|
||||
@kernel
|
||||
|
Loading…
Reference in New Issue
Block a user