mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-28 20:53:35 +08:00
wrpll: clarify comment
This commit is contained in:
parent
1e864b7e2d
commit
bb04b082a7
@ -267,7 +267,8 @@ mod si549 {
|
||||
fn get_frequencies() -> (u32, u32, u32) {
|
||||
unsafe {
|
||||
csr::wrpll::frequency_counter_update_en_write(1);
|
||||
clock::spin_us(200_000); // wait for at least one update
|
||||
// wait for at least one full update cycle (> 2 timer periods)
|
||||
clock::spin_us(200_000);
|
||||
csr::wrpll::frequency_counter_update_en_write(0);
|
||||
let helper = csr::wrpll::frequency_counter_counter_helper_read();
|
||||
let main = csr::wrpll::frequency_counter_counter_rtio_read();
|
||||
|
Loading…
Reference in New Issue
Block a user