2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00

phaser: fix comment

This commit is contained in:
Robert Jördens 2016-10-14 02:18:58 +02:00
parent 2b5a69a80c
commit b9de621557

View File

@ -21,7 +21,7 @@ jesd_settings = JESD204BSettings(ps, ts, did=0x5a, bid=0x5)
jesd_checksum = jesd_settings.get_configuration_checksum()
# external clk=2000MHz
# pclock=250MHz
# deviceclock_fpga=500MHz
# deviceclock_fpga=250MHz
# deviceclock_dac=2000MHz