2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00

libdyld: accept objects with no rela relocations.

This commit is contained in:
whitequark 2019-06-17 06:43:34 +00:00
parent 0353966ef7
commit b8b9fa51bd

View File

@ -289,7 +289,7 @@ impl<'a> Library<'a> {
if sym_ent != mem::size_of::<Elf32_Sym>() {
return Err("incorrect symbol entry size")?
}
if rela_ent != mem::size_of::<Elf32_Rela>() {
if rela_ent != 0 && rela_ent != mem::size_of::<Elf32_Rela>() {
return Err("incorrect relocation entry size")?
}