RELEASE_NOTES: fix rst formatting further

This commit is contained in:
Sébastien Bourdeauducq 2019-11-15 15:59:24 +08:00 committed by GitHub
parent cf6a7f243f
commit b7292f0195
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 26 additions and 26 deletions

View File

@ -41,15 +41,15 @@ Highlights:
- Synchronization calibration data can be read from EEPROM. - Synchronization calibration data can be read from EEPROM.
* A gateware-level input edge counter has been added, which offers higher * A gateware-level input edge counter has been added, which offers higher
throughput and increased flexibility over the usual TTL input PHYs where throughput and increased flexibility over the usual TTL input PHYs where
edge timestamps are not required. See :mod:`artiq.coredevice.edge_counter` for edge timestamps are not required. See `artiq.coredevice.edge_counter` for
the core device driver and :mod:`artiq.gateware.rtio.phy.edge_counter`/ the core device driver and `artiq.gateware.rtio.phy.edge_counter`/
:meth:`artiq.gateware.eem.DIO.add_std` for the gateware components. `artiq.gateware.eem.DIO.add_std` for the gateware components.
* With DRTIO, Siphaser uses a better calibration mechanism. * With DRTIO, Siphaser uses a better calibration mechanism.
See: https://github.com/m-labs/artiq/commit/cc58318500ecfa537abf24127f2c22e8fe66e0f8 See: https://github.com/m-labs/artiq/commit/cc58318500ecfa537abf24127f2c22e8fe66e0f8
* Schedule updates can be sent to influxdb (artiq_influxdb_schedule). * Schedule updates can be sent to influxdb (artiq_influxdb_schedule).
* Experiments can now programatically set their default pipeline, priority, and flush flag. * Experiments can now programatically set their default pipeline, priority, and flush flag.
* List datasets can now be efficiently appended to from experiments using * List datasets can now be efficiently appended to from experiments using
:meth:`artiq.language.environment.HasEnvironment.append_to_dataset`. `artiq.language.environment.HasEnvironment.append_to_dataset`.
* The core device now supports IPv6. * The core device now supports IPv6.
* To make development easier, the bootloader can receive firmware and secondary FPGA * To make development easier, the bootloader can receive firmware and secondary FPGA
gateware from the network. gateware from the network.
@ -59,8 +59,8 @@ Highlights:
Breaking changes: Breaking changes:
* The :class:`~artiq.coredevice.ad9910.AD9910` and * The `artiq.coredevice.ad9910.AD9910` and
:class:`~artiq.coredevice.ad9914.AD9914` phase reference timestamp parameters `artiq.coredevice.ad9914.AD9914` phase reference timestamp parameters
have been renamed to ``ref_time_mu`` for consistency, as they are in machine have been renamed to ``ref_time_mu`` for consistency, as they are in machine
units. units.
* The controller manager now ignores device database entries without the * The controller manager now ignores device database entries without the