M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00
Code Issues Projects Releases Wiki Activity

serwb/phy: increase timeout

Browse Source
This commit is contained in:
Florent Kermarrec 2018-05-12 01:32:55 +02:00
parent e09dbc89bc
commit b6ab59fb80
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/serwb/phy.py
View File

@ -21,7 +21,7 @@ from artiq.gateware.serwb.s7phy import S7Serdes
@ResetInserter()
class _SerdesMasterInit(Module):
def __init__(self, serdes, taps, timeout=2**14):
def __init__(self, serdes, taps, timeout=2**15):
self.ready = Signal()
self.error = Signal()
@ -154,7 +154,7 @@ class _SerdesMasterInit(Module):
@ResetInserter()
class _SerdesSlaveInit(Module, AutoCSR):
def __init__(self, serdes, taps, timeout=2**14):
def __init__(self, serdes, taps, timeout=2**15):
self.ready = Signal()
self.error = Signal()
@ -351,7 +351,7 @@ class _SerdesControl(Module, AutoCSR):
class SERWBPHY(Module, AutoCSR):
def __init__(self, device, pads, mode="master", init_timeout=2**14):
def __init__(self, device, pads, mode="master", init_timeout=2**15):
self.sink = sink = stream.Endpoint([("data", 32)])
self.source = source = stream.Endpoint([("data", 32)])
assert mode in ["master", "slave"]