M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

rename to coeff base and shorter write16

Browse Source
This commit is contained in:
SingularitySurfer 2022-06-21 09:59:40 +00:00
parent 57176fedb2
commit b67a70392d
1 changed files with 3 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/coredevice/phaser.py
View File

@ -45,7 +45,7 @@ PHASER_ADDR_SERVO_CFG0 = 0x30
PHASER_ADDR_SERVO_CFG1 = 0x31
# 0x32 - 0x61 ab regs
PHASER_ADDR_SERVO_AB_BASE = 0x32
PHASER_ADDR_SERVO_COEFFICIENTS_BASE = 0x32
# 0x62 - 0x71 offset regs
PHASER_ADDR_SERVO_OFFSET_BASE = 0x62
@ -418,10 +418,8 @@ class Phaser:
@kernel
def write16(self, addr, data: TInt32):
"""Write 16 bit to a sequence of FPGA registers."""
byte = data >> 8
self.write8(addr, byte)
byte = data & 0xFF
self.write8(addr + 1, byte)
self.write8(addr, data >> 8)
self.write8(addr + 1, data)
@kernel
def write32(self, addr, data: TInt32):