M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

add window data delay

Browse Source
This commit is contained in:
Robert Jördens 2022-09-02 20:45:13 +00:00
parent 3809ac5470
commit b6586cd7e4
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/coredevice/phaser.py
View File

@ -1335,6 +1335,7 @@ class Miqro:
for i in range(len(data)):
addr += 1
self.write32(addr, (data[i][0] & 0xffff) | (data[i][1] << 16))
delay(10*us)
@kernel
def pulse(self, window, profiles):