M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sayma: style

This commit is contained in:
Sebastien Bourdeauducq 2017-12-15 19:45:51 +08:00
parent 649b60ea29
commit b6199bb35b
2 changed files with 4 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
artiq/gateware/targets/sayma_rtm.py
View File

@ -120,6 +120,7 @@ class SaymaRTM(Module):
self.submodules.allaki_atts = gpio.GPIOOut(Cat(*allaki_att_gpio)) self.submodules.allaki_atts = gpio.GPIOOut(Cat(*allaki_att_gpio))
csr_devices.append("allaki_atts") csr_devices.append("allaki_atts")
# HMC clock chip and DAC control
self.comb += [ self.comb += [
platform.request("ad9154_rst_n").eq(1), platform.request("ad9154_rst_n").eq(1),
platform.request("ad9154_txen", 0).eq(0b11), platform.request("ad9154_txen", 0).eq(0b11),