M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

targets/kc705: enable Ethernet core

This commit is contained in:
Sebastien Bourdeauducq 2015-04-10 13:15:32 +08:00
parent 88e0aae16d
commit b492aad1c4
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
soc/targets/artiq_kc705.py
View File

@ -5,7 +5,7 @@ from mibuild.generic_platform import *
from misoclib.com import gpio
from misoclib.soc import mem_decoder
from targets.kc705 import BaseSoC
from targets.kc705 import MiniSoC
from artiq.gateware import amp, rtio, ad9858, nist_qc1
@ -28,15 +28,15 @@ class _RTIOCRG(Module, AutoCSR):
o_O=self.cd_rtio.clk)
class _Peripherals(BaseSoC):
class _Peripherals(MiniSoC):
csr_map = {
"rtio": None, # mapped on Wishbone instead
"rtiocrg": 13
}
csr_map.update(BaseSoC.csr_map)
csr_map.update(MiniSoC.csr_map)
def __init__(self, platform, cpu_type="or1k", **kwargs):
BaseSoC.__init__(self, platform,
MiniSoC.__init__(self, platform,
cpu_type=cpu_type, **kwargs)
platform.add_extension(nist_qc1.fmc_adapter_io)