M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 11:18:27 +08:00
Code Issues Projects Releases Wiki Activity

metlino: work around vivado bug (#1230)

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2019-05-19 11:27:27 +08:00
parent 874542f33f
commit b4779969d0
1 changed files with 2 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/targets/metlino.py
View File

@ -65,7 +65,8 @@ class Master(MiniSoC, AMPSoC):
self.submodules.drtio_transceiver = gth_ultrascale.GTH(
clock_pads=platform.request("cdr_clk_clean", 0),
data_pads=[platform.request("mch_fabric_d", i) for i in range(12)],
# use only a few channels to work around Vivado bug
data_pads=[platform.request("mch_fabric_d", i) for i in range(3)],
sys_clk_freq=self.clk_freq,
rtio_clk_freq=rtio_clk_freq)
self.csr_devices.append("drtio_transceiver")