M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 19:04:02 +08:00
Code Issues Projects Releases Wiki Activity

compiler/inline: add microcycle_unit as reserved name

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2014-08-18 23:06:50 +08:00
parent 7ea28642e4
commit b1598ba659
1 changed files with 4 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

13
artiq/compiler/inline.py
View File

@ -26,15 +26,10 @@ class _ReferenceManager:
# reserved names
for kg in core_language.kernel_globals:
self.use_count[kg] = 1
self.use_count["range"] = 1
self.use_count["int"] = 1
self.use_count["round"] = 1
self.use_count["int64"] = 1
self.use_count["round64"] = 1
self.use_count["Fraction"] = 1
self.use_count["Quantity"] = 1
self.use_count["s_unit"] = 1
self.use_count["Hz_unit"] = 1
for name in "int", "round", "int64", "round64", \
"range", "Fraction", "Quantity", \
"s_unit", "Hz_unit", "microcycle_unit":
self.use_count[name] = 1
def new_name(self, base_name):
if base_name[-1].isdigit():