mirror of https://github.com/m-labs/artiq.git
simplify dt reset
This commit is contained in:
parent
4df880faf6
commit
af28bf3550
|
@ -111,11 +111,11 @@ class MiqroChannel(Module):
|
||||||
dt.eq(dt + 2),
|
dt.eq(dt + 2),
|
||||||
),
|
),
|
||||||
If(self.ack,
|
If(self.ack,
|
||||||
dt.eq(0),
|
dt[1:].eq(0),
|
||||||
|
stb.eq(0),
|
||||||
If(stb,
|
If(stb,
|
||||||
[r.eq(0) for r in regs],
|
[r.eq(0) for r in regs],
|
||||||
),
|
),
|
||||||
stb.eq(0),
|
|
||||||
),
|
),
|
||||||
If(self.rtlink.o.stb,
|
If(self.rtlink.o.stb,
|
||||||
Array(regs)[self.rtlink.o.address].eq(self.rtlink.o.data),
|
Array(regs)[self.rtlink.o.address].eq(self.rtlink.o.data),
|
||||||
|
|
Loading…
Reference in New Issue