M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-26 11:48:27 +08:00
Code Issues Projects Releases Wiki Activity

doc: DMA can also raise RTIOUnderflow

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-03-03 13:14:34 +08:00
parent ddcc68cff9
commit abfbadebb5
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/coredevice/exceptions.py
View File

@ -71,8 +71,8 @@ class CacheError(Exception):
class RTIOUnderflow(Exception): class RTIOUnderflow(Exception):
"""Raised when the CPU fails to submit a RTIO event early enough """Raised when the CPU or DMA core fails to submit a RTIO event early
(with respect to the event's timestamp). enough (with respect to the event's timestamp).
The offending event is discarded and the RTIO core keeps operating. The offending event is discarded and the RTIO core keeps operating.
""" """