M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sed/fifos: use AsyncFIFOBuffered 

(D)RTIO now passes timing at 150MHz on Kasli.
This commit is contained in:
Sebastien Bourdeauducq 2018-02-13 20:02:26 +08:00
parent 00f42f912b
commit ab5f397fea
2 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/gateware/rtio/sed/fifos.py
View File

@ -26,7 +26,7 @@ class FIFOs(Module):
if mode == "sync":
fifo_cls = SyncFIFOBuffered
elif mode == "async":
fifo_cls = AsyncFIFO
fifo_cls = AsyncFIFOBuffered
else:
raise ValueError

4
conda/artiq-dev/meta.yaml
View File

@ -14,8 +14,8 @@ requirements:
run:
- python >=3.5.3,<3.6
- setuptools 33.1.1
- migen 0.6 py35_11+git78a671d
- misoc 0.9 py35_1+git2e2b7838
- migen 0.7 py35_2+git40721b2
- misoc 0.9 py35_2+git8435d832
- jesd204b 0.4
- microscope
- binutils-or1k-linux >=2.27