mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 03:08:27 +08:00
sayma_amc: set bitstream and config parameters
* slow down CCLK rate as there is additional loading on the signals * single bit SPI for now until we know that quad SPI works * set up https://github.com/m-labs/artiq/issues/847
This commit is contained in:
parent
2917208d89
commit
a9d0f253a5
@ -120,8 +120,14 @@ class SaymaAMCStandalone(MiniSoC, AMPSoC):
|
||||
**kwargs)
|
||||
AMPSoC.__init__(self)
|
||||
platform = self.platform
|
||||
platform.toolchain.bitstream_commands.append(
|
||||
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]")
|
||||
platform.toolchain.bitstream_commands.extend([
|
||||
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
|
||||
"set_property BITSTREAM.CONFIG.CONFIGRATE 3 [current_design]",
|
||||
"set_property BITSTREAM.CONFIG.SPI_BUSWIDTH 1 [current_design]",
|
||||
"set_property CFGBVS VCCO [current_design]",
|
||||
"set_property CONFIG_VOLTAGE 3.3 [current_design]",
|
||||
])
|
||||
|
||||
|
||||
self.submodules.leds = gpio.GPIOOut(Cat(
|
||||
platform.request("user_led", 0),
|
||||
|
Loading…
Reference in New Issue
Block a user