mirror of https://github.com/m-labs/artiq.git
gateware/spi: style
This commit is contained in:
parent
a6b45caefa
commit
a9798ae2b1
|
@ -174,8 +174,8 @@ class AD5360:
|
|||
self.bus.ref_period_mu) -
|
||||
3*self.bus.ref_period_mu -
|
||||
self.core.seconds_to_mu(1.5*us))
|
||||
for i in range(len(values)):
|
||||
self.write_channel(i, values[i], op)
|
||||
for i, value in enumerate(values):
|
||||
self.write_channel(i, value, op)
|
||||
delay_mu(3*self.bus.ref_period_mu + # latency alignment ttl to spi
|
||||
self.core.seconds_to_mu(1.5*us)) # t10 max busy low for one channel
|
||||
self.load()
|
||||
|
|
Loading…
Reference in New Issue