M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

gateware/rtio/core: avoid potential python bug

This commit is contained in:
Sebastien Bourdeauducq 2015-12-26 22:11:57 +08:00
parent 24fa74a8ab
commit 9ba8dfbf23
1 changed files with 6 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

7
artiq/gateware/rtio/core.py
View File

@ -290,8 +290,13 @@ class _InputManager(Module):
class Channel: class Channel:
def __init__(self, interface, probes=[], overrides=[], def __init__(self, interface, probes=None, overrides=None,
ofifo_depth=64, ififo_depth=64): ofifo_depth=64, ififo_depth=64):
if probes is None:
probes = []
if overrides is None:
overrides = []
self.interface = interface self.interface = interface
self.probes = probes self.probes = probes
self.overrides = overrides self.overrides = overrides