mirror of
https://github.com/m-labs/artiq.git
synced 2024-12-25 19:28:26 +08:00
gtp_7series: set clock muxes correctly for second QPLL channel
This commit is contained in:
parent
25fee1a0bb
commit
98a5607634
@ -86,7 +86,7 @@ class GTPSingle(Module):
|
|||||||
p_TX_XCLK_SEL="TXUSR",
|
p_TX_XCLK_SEL="TXUSR",
|
||||||
o_TXOUTCLK=self.txoutclk,
|
o_TXOUTCLK=self.txoutclk,
|
||||||
p_TXOUT_DIV=2,
|
p_TXOUT_DIV=2,
|
||||||
i_TXSYSCLKSEL=0b00,
|
i_TXSYSCLKSEL=0b11,
|
||||||
i_TXOUTCLKSEL=0b11,
|
i_TXOUTCLKSEL=0b11,
|
||||||
|
|
||||||
# TX Startup/Reset
|
# TX Startup/Reset
|
||||||
@ -136,7 +136,7 @@ class GTPSingle(Module):
|
|||||||
p_TX_CLK25_DIV=5,
|
p_TX_CLK25_DIV=5,
|
||||||
p_RX_XCLK_SEL="RXUSR",
|
p_RX_XCLK_SEL="RXUSR",
|
||||||
p_RXOUT_DIV=2,
|
p_RXOUT_DIV=2,
|
||||||
i_RXSYSCLKSEL=0b00,
|
i_RXSYSCLKSEL=0b11,
|
||||||
i_RXOUTCLKSEL=0b010,
|
i_RXOUTCLKSEL=0b010,
|
||||||
o_RXOUTCLK=self.rxoutclk,
|
o_RXOUTCLK=self.rxoutclk,
|
||||||
i_RXUSRCLK=ClockSignal("rtio_rx"),
|
i_RXUSRCLK=ClockSignal("rtio_rx"),
|
||||||
|
Loading…
Reference in New Issue
Block a user