M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-19 08:26:30 +08:00
Code Issues Projects Releases Wiki Activity

coredevice.ttl: update for new int semantics.

Browse Source
This commit is contained in:
whitequark 2015-08-28 02:11:26 -05:00
parent 9936768603
commit 9605e8215f
1 changed files with 4 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

8
artiq/coredevice/ttl.py
View File

@ -36,7 +36,7 @@ class TTLOut:
self.channel = channel self.channel = channel
# in RTIO cycles # in RTIO cycles
self.o_previous_timestamp = int64(0) self.o_previous_timestamp = int(0, width=64)
@kernel @kernel
def set_o(self, o): def set_o(self, o):
@ -100,8 +100,8 @@ class TTLInOut:
self.channel = channel self.channel = channel
# in RTIO cycles # in RTIO cycles
self.o_previous_timestamp = int64(0) self.o_previous_timestamp = int(0, width=64)
self.i_previous_timestamp = int64(0) self.i_previous_timestamp = int(0, width=64)
@kernel @kernel
def set_oe(self, oe): def set_oe(self, oe):
@ -240,7 +240,7 @@ class TTLClockGen:
def build(self): def build(self):
# in RTIO cycles # in RTIO cycles
self.previous_timestamp = int64(0) self.previous_timestamp = int(0, width=64)
self.acc_width = 24 self.acc_width = 24
@portable @portable