M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-18 16:06:30 +08:00
Code Issues Projects Releases Wiki Activity

rtio: resetless -> reset_less

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2015-07-27 11:46:56 +08:00
parent 117b361a06
commit 959b7a7b46
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/rtio/core.py
View File

@ -331,12 +331,12 @@ class RTIO(Module):
self.specials += AsyncResetSynchronizer( self.specials += AsyncResetSynchronizer(
self.cd_rio, self.cd_rio,
self.kcsrs.reset.storage | ResetSignal("rtio", self.kcsrs.reset.storage | ResetSignal("rtio",
allow_resetless=True)) allow_reset_less=True))
self.comb += self.cd_rio_phy.clk.eq(ClockSignal("rtio")) self.comb += self.cd_rio_phy.clk.eq(ClockSignal("rtio"))
self.specials += AsyncResetSynchronizer( self.specials += AsyncResetSynchronizer(
self.cd_rio_phy, self.cd_rio_phy,
self.kcsrs.reset_phy.storage | ResetSignal("rtio", self.kcsrs.reset_phy.storage | ResetSignal("rtio",
allow_resetless=True)) allow_reset_less=True))
# Managers # Managers
self.submodules.counter = _RTIOCounter(full_ts_width - fine_ts_width) self.submodules.counter = _RTIOCounter(full_ts_width - fine_ts_width)