M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-25 03:08:27 +08:00
Code Issues Projects Releases Wiki Activity

drtio: fix misleading GenericRXSynchronizer comment

Browse Source
This commit is contained in:
Sebastien Bourdeauducq 2018-02-19 00:47:54 +08:00
parent 83abdd283a
commit 94c20dfd4d
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/drtio/core.py
View File

@ -31,8 +31,8 @@ class TransceiverInterface(AutoCSR):
class GenericRXSynchronizer(Module):
"""Simple RX synchronizer based on the portable Migen elastic buffer.
Introduces timing non-determinism in the satellite -> master path,
(and in the echo_request/echo_reply RTT) but useful for testing.
Introduces timing non-determinism in the satellite RX path, e.g.
echo_request/echo_reply RTT and TSC sync, but useful for testing.
"""
def __init__(self):
self.signals = []