2
0
mirror of https://github.com/m-labs/artiq.git synced 2024-12-24 19:04:02 +08:00

hmc7043: unstick SYSREF FSM (#1055)

Troubleshooting by David.

Additionally, register 7D is broken.
Checking phase init state has to be done through another means.
This commit is contained in:
Sebastien Bourdeauducq 2018-07-11 19:07:15 +08:00
parent 88fb9ce4d6
commit 9397fa7f5a

View File

@ -263,7 +263,8 @@ pub mod hmc7043 {
spi_setup();
info!("loading configuration...");
write(0xA, 0x06); // Disable the REFSYNCIN input
write(0x3, 0x14); // Disable the REFSYNCIN reseeder
write(0xA, 0x06); // Disable the REFSYNCIN input buffer
write(0xB, 0x07); // Enable the CLKIN input as LVPECL
write(0x50, 0x1f); // Disable GPO pin
write(0x9F, 0x4d); // Unexplained high-performance mode