M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

analyzer: make byte_count 64-bit

This commit is contained in:
Sebastien Bourdeauducq 2016-03-19 19:40:23 +08:00
parent 4d22db1aff
commit 900b0cc629
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/rtio/analyzer.py
View File

@ -165,7 +165,7 @@ class DMAWriter(Module, AutoCSR):
alignment_bits=data_alignment) alignment_bits=data_alignment)
self.last_address = CSRStorage(aw + data_alignment, self.last_address = CSRStorage(aw + data_alignment,
alignment_bits=data_alignment) alignment_bits=data_alignment)
self.byte_count = CSRStatus(32) # only read when shut down self.byte_count = CSRStatus(64) # only read when shut down
self.sink = stream.Endpoint( self.sink = stream.Endpoint(
[("data", dw), [("data", dw),
@ -199,7 +199,7 @@ class DMAWriter(Module, AutoCSR):
) )
] ]
message_count = Signal(32 - log2_int(message_len//8)) message_count = Signal(64 - log2_int(message_len//8))
self.comb += self.byte_count.status.eq( self.comb += self.byte_count.status.eq(
message_count << log2_int(message_len//8)) message_count << log2_int(message_len//8))
self.sync += [ self.sync += [