M-Labs
/
artiq
mirror of https://github.com/m-labs/artiq.git
2
0
Fork 2
Code Issues Projects Releases Wiki Activity

sayma_rtm: add UART loopback to easily know if rtm fpga is alive

This commit is contained in:
Florent Kermarrec 2018-01-20 06:02:05 +01:00
parent 74ce7319d3
commit 8fe463d4a0
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
artiq/gateware/targets/sayma_rtm.py
View File

@ -93,6 +93,10 @@ class SaymaRTM(Module):
platform.request("dac_clk_src_sel"))) platform.request("dac_clk_src_sel")))
csr_devices.append("clock_mux") csr_devices.append("clock_mux")
# UART loopback
serial = platform.request(serial)
self.comb += serial.tx.eq(serial.rx)
# Allaki: enable RF output, GPIO access to attenuator # Allaki: enable RF output, GPIO access to attenuator
self.comb += [ self.comb += [
platform.request("allaki0_rfsw0").eq(1), platform.request("allaki0_rfsw0").eq(1),