M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-29 05:03:34 +08:00
Code Issues Projects Releases Wiki Activity

gateware/rtio/analyzer: use new Converter

Browse Source
This commit is contained in:
Florent Kermarrec 2016-03-14 15:14:49 +01:00
parent 5714ffe758
commit 8ad799a850
1 changed files with 1 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
artiq/gateware/rtio/analyzer.py
View File

@ -191,8 +191,7 @@ class Analyzer(Module, AutoCSR):
dw = len(membus.dat_w)
self.submodules.message_encoder = MessageEncoder(rtio_core)
self.submodules.converter = stream.Converter(
[("data", 256)], [("data", dw)], reverse=True)
self.submodules.converter = stream.Converter(256, dw, reverse=True)
self.submodules.fifo = stream.SyncFIFO(
[("data", dw)], fifo_depth, True)
self.submodules.dma = DMAWriter(membus)