mirror of https://github.com/m-labs/artiq.git
shiftreg: fix get method
This commit is contained in:
parent
c3030f4ffb
commit
8759c8d360
|
@ -43,7 +43,8 @@ class ShiftReg:
|
||||||
data = 0
|
data = 0
|
||||||
for i in range(self.n):
|
for i in range(self.n):
|
||||||
data <<= 1
|
data <<= 1
|
||||||
if self.ser_in.sample_input():
|
self.ser_in.sample_input()
|
||||||
|
if self.ser_in.sample_get():
|
||||||
data |= 1
|
data |= 1
|
||||||
delay(self.dt)
|
delay(self.dt)
|
||||||
self.clk.on()
|
self.clk.on()
|
||||||
|
|
Loading…
Reference in New Issue