M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

sayma_rtm: set CFGBVS/CONFIG_VOLTAGE, compress

Browse Source
This commit is contained in:
Robert Jördens 2018-01-23 10:56:42 +00:00
parent cb0016ceee
commit 7d1b3f37c9
1 changed files with 6 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
artiq/gateware/targets/sayma_rtm.py
View File

@ -72,6 +72,12 @@ CSR_RANGE_SIZE = 0x800
class SaymaRTM(Module):
def __init__(self, platform):
platform.toolchain.bitstream_commands.extend([
"set_property BITSTREAM.GENERAL.COMPRESS True [current_design]",
"set_property CFGBVS VCCO [current_design]",
"set_property CONFIG_VOLTAGE 3.3 [current_design]",
])
csr_devices = []
self.submodules.crg = CRG(platform)