M-Labs/artiq
2
0
Fork 2
mirror of https://github.com/m-labs/artiq.git synced 2024-12-28 20:53:35 +08:00
Code Issues Projects Releases Wiki Activity

tests: fix coredevice tests after implementing scheduler defaults

Browse Source
This commit is contained in:
Chris Ballance 2019-03-21 23:09:30 +00:00 committed by Sébastien Bourdeauducq
parent 33b28f6e56
commit 7cdcaf0d00
2 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
artiq/test/coredevice/test_portability.py
View File

@ -10,7 +10,7 @@ def _run_on_host(k_class, *args, **kwargs):
device_mgr = dict()
device_mgr["core"] = sim_devices.Core(device_mgr)
k_inst = k_class((device_mgr, None, None),
k_inst = k_class((device_mgr, None, None, {}),
*args, **kwargs)
k_inst.run()
return k_inst

2
artiq/test/hardware_testbench.py
View File

@ -111,7 +111,7 @@ class ExperimentCase(unittest.TestCase):
def create(self, cls, *args, **kwargs):
try:
exp = cls(
(self.device_mgr, self.dataset_mgr, None),
(self.device_mgr, self.dataset_mgr, None, {}),
*args, **kwargs)
except DeviceError as e:
# skip if ddb does not match requirements